Abstract
‘RTL Design engineer should have the strong logic design fundamentals. This chapter describes about the evolution of logic design, design methodology and the basics of Verilog. The chapter discusses about basics of Verilog Simulation and Synthesis flow’.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this chapter
Cite this chapter
Taraate, V. (2022). Introduction. In: Digital Logic Design Using Verilog. Springer, Singapore. https://doi.org/10.1007/978-981-16-3199-3_1
Download citation
DOI: https://doi.org/10.1007/978-981-16-3199-3_1
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-3198-6
Online ISBN: 978-981-16-3199-3
eBook Packages: EngineeringEngineering (R0)